, የኃ				////	- 100
QUERY CONTRO	DL FORM,	RTIS USE ONLY			
Application No.	09/695,516	Prepared by	NPB	Tracking Number	05875719
Examiner-GAU	1/inkead - 28/1	Date	2/24/04	Week Date	12/15/03
		No. of queries	/	I PW	

JACKET					
a. Serial No.	f. Foreign Priority	k. Print Claim(s)	p. PTO-1449		
b. Applicant(s)	g. Disclaimer	I. Print Fig.	q. PTOL-85b		
e. Continuing Data	h. Microfiche Appendix	m. Searched Column	r. Abstract		
d. PCT	i. Title	n. PTO-270/328	s. Sheets/Figs		
e. Domestic Priority	j. Claims Allowed	o. PTO-892	t. Other		

SPECIFICATION	MESSAGE
a. Page Missing	Please provide relationship of continuing data
b. Text Continuity	Serbal nos. 09/603/023 and 09/608 317 in the
c. Holes through Data	continuing data paragraph (page 1 of specification).
d. Other Missing Text	
e. Illegible Text	bib sheet shows = CONTINUATION (For both
f. Duplicate Text	Serial numbers)
g. Brief Description	fext reads = related.
h. Sequence Listing	
i. Appendix	
j. Amendments	Dease advise correct
k. Other	
CLAIMS	\checkmark 1
a. Claim(s) Missing	/ hanklyou
b. Improper Dependency	
c. Duplicate Numbers	
d. Incorrect Numbering	initials my.
e. Index Disagrees	RESPONSE
f. Punctuation	
g. Amendments	
h. Bracketing	
i. Missing Text	
j. Duplicate Text	
k. Other	

5

10

15

20

25

30

FPCD6133

Docket No.: TI-30674

HYBRID OF PREDICTIVE AND CLOSED-LOOP PHASE-DOMAIN DIGITAL PLL ARCHITECTURE

Related Patent Applications

This application claims the benefit, under 35 U.S.C. §119(e)(1), of U.S. Provisional Application No. 60/186,251, entitled *Hybrid of predictive/closed-loop digital PLL operation*, filed March 1, 2000 by Robert B. Staszewski and Dirk Leipold; and U.S. Provisional Application No. 60/198,907, entitled *PLL loop compensation scheme for the frequency/phase modulation*, filed April 20, 2000 by Robert B. Staszewski, Ken Maggio and Dirk Leipold.

This application is related to U.S. Patent Application S/N 09/603,023, entitled Digital Phase-Domain PLL Frequency Synthesizer, docket number TI-30677, filed June 26, 2000, by Robert B. Staszewski and Dirk Leipold; and U.S. Patent Application S/N 09/608,317, entitled Digital Fractional Phase Detector, docket number TI-30676, filed June 30, 2000, by Robert B. Staszewski and Dirk Leipold, both applications assigned to the assignee of the present invention and incorporated by reference in their entirety herein.

Background of the Invention

1. Field of the Invention

This invention relates generally to phase lock loops, and more particularly to an all-digital phase-domain phase-lock loop (PLL) that employs a hybrid of predictive and closed-loop architectures.

2. Description of the Prior Art

Open-loop modulation techniques for data transmission are well-known in the prior art, and exhibit undesirable frequency wander and drift. Feed forward, closed-loop modulation techniques with phased-lock loop compensation for data transmission are also well known in the prior art. These closed-loop solutions use an analog compensation that